itsscb/embassy
1
0
Fork 0
mirror of https://github.com/embassy-rs/embassy.git synced 2025-09-28 04:40:39 +00:00
Code Issues Packages Projects Releases Wiki Activity

Cargo fmt

Browse Source
This commit is contained in:
Gerzain Mata 2025-07-23 09:50:18 -07:00
parent d7625de4f5
commit b4dc4e567c
1 changed files with 12 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
examples/stm32wba/src/bin/usb_hs_serial.rs
View File

@ -5,12 +5,12 @@ use defmt::{panic, *};
use defmt_rtt as _; // global logger
use embassy_executor::Spawner;
use embassy_futures::join::join;
use embassy_stm32::rcc::PllSource;
use embassy_stm32::rcc::{mux, AHBPrescaler, APBPrescaler, Hse, HsePrescaler, Sysclk, VoltageScale};
use embassy_stm32::usb::{Driver, Instance};
use embassy_stm32::{bind_interrupts, peripherals, usb, Config};
use embassy_stm32::rcc::{VoltageScale, Hse, HsePrescaler, APBPrescaler, AHBPrescaler, Sysclk, mux};
use embassy_usb::class::cdc_acm::{CdcAcmClass, State};
use embassy_usb::driver::EndpointError;
use embassy_stm32::rcc::PllSource;
use embassy_usb::Builder;
use panic_probe as _;
@ -25,7 +25,9 @@ async fn main(_spawner: Spawner) {
let mut config = Config::default();
// External HSE (32 MHz) setup
config.rcc.hse = Some(Hse { prescaler: HsePrescaler::DIV1 });
config.rcc.hse = Some(Hse {
prescaler: HsePrescaler::DIV1,
});
// route HSE into the USB‐OTG‐HS block
config.rcc.mux.otghssel = mux::Otghssel::HSE;
@ -33,16 +35,15 @@ async fn main(_spawner: Spawner) {
// Fine-tune PLL1 dividers/multipliers
config.rcc.pll1 = Some(embassy_stm32::rcc::Pll {
source: PllSource::HSE,
pllm: 2, // PLLM = 2 → HSE / 2 = 16 MHz input
mul: 12, // PLLN = 12 → 16 MHz * 12 = 192 MHz VCO
divp: Some(2), // PLLP = 2 → 96 MHz
divq: Some(2), // PLLQ = 2 → 96 MHz
divr: Some(2), // PLLR = 2 → 96 MHz
frac: Some(4096), // Fractional part (enabled)
source: PllSource::HSE,
pllm: 2, // PLLM = 2 → HSE / 2 = 16 MHz input
mul: 12, // PLLN = 12 → 16 MHz * 12 = 192 MHz VCO
divp: Some(2), // PLLP = 2 → 96 MHz
divq: Some(2), // PLLQ = 2 → 96 MHz
divr: Some(2), // PLLR = 2 → 96 MHz
frac: Some(4096), // Fractional part (enabled)
});
config.rcc.ahb_pre = AHBPrescaler::DIV1;
config.rcc.apb1_pre = APBPrescaler::DIV1;
config.rcc.apb2_pre = APBPrescaler::DIV1;