itsscb/embassy
1
0
Fork 0
mirror of https://github.com/embassy-rs/embassy.git synced 2025-09-30 05:40:55 +00:00
Code Issues Packages Projects Releases Wiki Activity

rustfmt

Browse Source
This commit is contained in:
ragarnoy 2025-05-10 02:22:48 +02:00
parent 90404a8e52
commit cf60b11066
No known key found for this signature in database
GPG Key ID: 7A8FB9858346157A
2 changed files with 12 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
examples/stm32h755cm4/src/bin/intercore.rs
View File

@ -120,9 +120,9 @@ async fn main(spawner: Spawner) -> ! {
info!("CM4: Magic value = 0x{:X}", magic);
// Initialize LEDs
let mut green_led = Output::new(p.PB0, Level::Low, Speed::Low); // LD1
let mut yellow_led = Output::new(p.PE1, Level::Low, Speed::Low); // LD2
let red_led = Output::new(p.PB14, Level::Low, Speed::Low); // LD3 (heartbeat)
let mut green_led = Output::new(p.PB0, Level::Low, Speed::Low); // LD1
let mut yellow_led = Output::new(p.PE1, Level::Low, Speed::Low); // LD2
let red_led = Output::new(p.PB14, Level::Low, Speed::Low); // LD3 (heartbeat)
// Start heartbeat task
unwrap!(spawner.spawn(blink_heartbeat(red_led)));
@ -178,4 +178,4 @@ async fn main(spawner: Spawner) -> ! {
// Poll at a reasonable rate
Timer::after_millis(10).await;
}
}
}

17
examples/stm32h755cm7/src/bin/intercore.rs
View File

@ -75,7 +75,7 @@ mod shared {
value
}
}
#[link_section = ".ram_d3"]
pub static SHARED_LED_STATE: SharedLedState = SharedLedState::new();
@ -93,8 +93,8 @@ use embassy_time::Timer;
use {defmt_rtt as _, panic_probe as _};
// Import cortex_m for MPU configuration
use cortex_m::peripheral::{MPU, SCB};
use cortex_m::asm;
use cortex_m::peripheral::{MPU, SCB};
// Use our shared state from the module
use shared::{SHARED_LED_STATE, SRAM4_BASE_ADDRESS, SRAM4_REGION_NUMBER, SRAM4_SIZE_LOG2};
@ -116,8 +116,7 @@ fn configure_mpu_non_cacheable(mpu: &mut MPU, _scb: &mut SCB) {
// Set base address (SRAM4 = 0x38000000) with VALID bit and region number
mpu.rbar.write(
SRAM4_BASE_ADDRESS |
(1 << 4) // Region number = 0 (explicit in RBAR)
SRAM4_BASE_ADDRESS | (1 << 4), // Region number = 0 (explicit in RBAR)
);
// Configure region attributes:
@ -129,7 +128,7 @@ fn configure_mpu_non_cacheable(mpu: &mut MPU, _scb: &mut SCB) {
(1 << 0) | // ENABLE=1
(3 << 24) | // AP=3 (Full access)
(1 << 19) | // TEX=1
(1 << 18); // S=1 (Shareable)
(1 << 18); // S=1 (Shareable)
mpu.rasr.write(rasr_value);
@ -151,7 +150,7 @@ async fn main(spawner: Spawner) -> ! {
let mut cp = cortex_m::Peripherals::take().unwrap();
let mpu = &mut cp.MPU;
let scb = &mut cp.SCB;
// Configure MPU without disabling caches
configure_mpu_non_cacheable(mpu, scb);
}
@ -190,9 +189,9 @@ async fn main(spawner: Spawner) -> ! {
info!("CM7: Magic value = 0x{:X}", magic);
// Initialize shared memory state
SHARED_LED_STATE.set_led(true, false); // Green LED off
SHARED_LED_STATE.set_led(true, false); // Green LED off
SHARED_LED_STATE.set_led(false, false); // Yellow LED off
// Main loop - update shared memory values
let mut green_state = false;
let mut yellow_state = false;
@ -223,4 +222,4 @@ async fn main(spawner: Spawner) -> ! {
// Wait 100ms before next cycle
Timer::after_millis(100).await;
}
}
}