add pll divs/t for h7rs

This commit is contained in:
Rick Rogers 2025-07-24 15:12:12 -04:00
parent c361c82c41
commit e4cb80be7c
No known key found for this signature in database
GPG Key ID: 81A2B5FD9B4E4436

View File

@ -8,6 +8,9 @@ use crate::pac::rcc::vals::{Pllrge, Pllvcosel, Timpre};
use crate::pac::{FLASH, PWR, RCC};
use crate::time::Hertz;
#[cfg(stm32h7rs)]
use stm32_metapac::rcc::vals::Plldivst;
/// HSI speed
pub const HSI_FREQ: Hertz = Hertz(64_000_000);
@ -78,6 +81,12 @@ pub struct Pll {
pub divq: Option<PllDiv>,
/// PLL R division factor. If None, PLL R output is disabled.
pub divr: Option<PllDiv>,
#[cfg(stm32h7rs)]
/// PLL S division factor. If None, PLL S output is disabled.
pub divs: Option<Plldivst>,
#[cfg(stm32h7rs)]
/// PLL T division factor. If None, PLL T output is disabled.
pub divt: Option<Plldivst>,
}
fn apb_div_tim(apb: &APBPrescaler, clk: Hertz, tim: TimerPrescaler) -> Hertz {