Liu Hancheng
|
cfd5c92375
|
fix typo
|
2025-01-05 20:10:45 +08:00 |
|
Liu Hancheng
|
e15e30add2
|
fix: fix qspi waiting condition
|
2025-01-05 20:00:15 +08:00 |
|
Liu Hancheng
|
4ad3b66e45
|
refactor: update write DMA transfer function to use separate memory word type
|
2025-01-05 10:25:10 +08:00 |
|
Gabriel Smith
|
4c8ee8786f
|
stm32: Implement reads of DTS peripheral
Only PCLK-driven operation is supported.
|
2025-01-04 13:56:41 -05:00 |
|
Liu Hancheng
|
50e98a9a58
|
refactor: update DMA transfer functions to support separate memory and peripheral word types
|
2025-01-04 22:10:47 +08:00 |
|
Liu Hancheng
|
03dd50316c
|
refactor: simplify timer bits handling
|
2025-01-04 21:38:22 +08:00 |
|
Liu Hancheng
|
7d74d15b18
|
refactor: update DMA pointer types for cryp and hash modules
|
2025-01-04 21:10:32 +08:00 |
|
Liu Hancheng
|
ff526e1604
|
refactor: update DMA transfer functions to use separate memory and peripheral sizes
|
2025-01-04 20:16:34 +08:00 |
|
Gabriel Smith
|
2cc50bac44
|
stm32: Update stm32-data
|
2025-01-03 22:10:52 -05:00 |
|
elagil
|
d672dc8626
|
fix: unneeded mutability
|
2025-01-03 23:40:09 +01:00 |
|
elagil
|
a901fe2f02
|
fix: unused import
|
2025-01-03 23:03:42 +01:00 |
|
elagil
|
24fdd25e51
|
fix: configuration logic
|
2025-01-03 23:01:46 +01:00 |
|
elagil
|
cf606a161f
|
fix: STM32F4 I2S clock calculations
|
2025-01-03 22:57:31 +01:00 |
|
elagil
|
eba8089601
|
chore: fix build
|
2025-01-03 18:18:00 +01:00 |
|
elagil
|
96819805ea
|
chore: update stm32-data
|
2025-01-03 17:55:37 +01:00 |
|
elagil
|
d9ef2c94d7
|
chore: clean up stm32h5 ucpd
|
2025-01-03 17:54:59 +01:00 |
|
chanterheld
|
d368760424
|
fix stmd g0/g4 formatting and bker bit access
|
2025-01-02 21:14:06 +01:00 |
|
chanterheld
|
c706e3797a
|
fix g0 wait_busy
|
2025-01-02 20:20:38 +01:00 |
|
chanterheld
|
18386fed64
|
update stm32-metapac tag
|
2025-01-02 20:15:15 +01:00 |
|
chanterheld
|
f1ffbf2f7e
|
embassy-stm32. support g0 second flash bank
|
2025-01-02 20:05:01 +01:00 |
|
Ian McKernan
|
28d58578d6
|
remove trailing space from comment
|
2025-01-01 21:59:29 -08:00 |
|
Ian McKernan
|
9e9fa1cbef
|
added fix for https://github.com/embassy-rs/embassy/issues/2496 in the v1 driver
|
2025-01-01 21:47:44 -08:00 |
|
Liu Hancheng
|
90b4164426
|
dev: change name to bits
|
2025-01-02 12:51:47 +08:00 |
|
Liu Hancheng
|
a3a8dee579
|
refactor: exclude stm32l0 for 32bit timer branch
Signed-off-by: Liu Hancheng <liuhancheng.cn@gmail.com>
|
2025-01-01 17:28:37 +08:00 |
|
Liu Hancheng
|
e2c866119f
|
doc: add doc for timer get_bits fn
|
2025-01-01 17:24:00 +08:00 |
|
Liu Hancheng
|
99ce285397
|
refactor: change import style
|
2025-01-01 17:21:33 +08:00 |
|
Liu Hancheng
|
89a1346d00
|
docs: Update PWM waveform function documentation for data alignment
|
2025-01-01 17:17:23 +08:00 |
|
Liu Hancheng
|
cbc7a9fe5b
|
feat: Add 32-bit timer support for waveform function
|
2025-01-01 17:05:48 +08:00 |
|
Dario Nieuwenhuis
|
667dfa34b5
|
Merge pull request #3700 from fwolter/usb-delay
STM32: set USB initialization delay to 1µs
|
2024-12-31 11:34:14 +01:00 |
|
Dario Nieuwenhuis
|
29dce03adc
|
Merge pull request #3679 from trnila/1wire
stm32/usart: configurable readback for half-duplex to support 1-wire + ds18b20 example
|
2024-12-31 11:33:54 +01:00 |
|
klownfish
|
41c8bf867b
|
fix formatting
|
2024-12-31 01:04:18 +01:00 |
|
Fabian Wolter
|
306a781267
|
STM32: set USB initialization delay to 1µs
|
2024-12-30 20:46:56 +01:00 |
|
klownfish
|
a5a90156ce
|
cleanup
|
2024-12-27 02:54:38 +01:00 |
|
Olof
|
0836392219
|
Merge branch 'embassy-rs:main' into u5_adc
|
2024-12-27 00:35:49 +01:00 |
|
klownfish
|
4f4740eeb2
|
add async read for u5 ADC4
|
2024-12-27 00:24:47 +01:00 |
|
klownfish
|
d169249482
|
update metapac version
|
2024-12-26 22:26:01 +01:00 |
|
Dion Dokter
|
595ce48eb2
|
Write the flag sooner with a known value
|
2024-12-25 22:54:48 +01:00 |
|
Dion Dokter
|
92a489b6a1
|
Make SharedData repr C
|
2024-12-25 22:50:19 +01:00 |
|
Dániel Buga
|
ab8ca3f126
|
Rename ETQD, bump date
|
2024-12-22 21:00:23 +01:00 |
|
Dániel Buga
|
9a238e6ad8
|
Prepare new embassy-time-*driver, embassy-executor, embassy-time
|
2024-12-22 20:27:15 +01:00 |
|
Daniel Trnka
|
a7983668da
|
stm32/usart: half-duplex support for buffered usart
|
2024-12-22 19:55:16 +01:00 |
|
Daniel Trnka
|
7b7ac1bd3e
|
stm32/usart: disabling receiver before write in half-duplex moved to a new function
|
2024-12-22 17:53:33 +01:00 |
|
Daniel Trnka
|
2ec81419fa
|
stm32/usart: configurable readback in half-duplex mode
|
2024-12-22 17:50:46 +01:00 |
|
elagil
|
c08411f32f
|
fix: docstrings
|
2024-12-22 15:07:58 +01:00 |
|
elagil
|
c9cd46bdf5
|
fix: h5-only rx filter
|
2024-12-22 15:07:58 +01:00 |
|
elagil
|
b35b45e151
|
feat: stm32h5 UCPD example
|
2024-12-22 15:07:58 +01:00 |
|
Anatol Ulrich
|
7743c8fb9a
|
more cfg gating
|
2024-12-19 19:16:38 +01:00 |
|
Anatol Ulrich
|
d91b8c6394
|
consistently cfg-gate set_speed
|
2024-12-19 18:52:27 +01:00 |
|
Anatol Ulrich
|
26fe834c09
|
fix imports
|
2024-12-19 18:48:07 +01:00 |
|
Anatol Ulrich
|
8d98844312
|
embassy-stm32: make SPI slew rate/speed configurable and change default to Medium
|
2024-12-19 18:35:42 +01:00 |
|