mirror of
https://github.com/esp-rs/esp-hal.git
synced 2025-09-28 12:50:53 +00:00
Fix ESP32-S3 ROM address of ets_update_cpu_frequency_rom (#1722)
Co-authored-by: Sergio Gasquez Arcos <sergio.gasquez@gmail.com>
This commit is contained in:
parent
891d476de1
commit
565faf723b
@ -21,6 +21,7 @@ and this project adheres to [Semantic Versioning](https://semver.org/spec/v2.0.0
|
|||||||
|
|
||||||
- TIMG: Fix interrupt handler setup (#1714)
|
- TIMG: Fix interrupt handler setup (#1714)
|
||||||
- Fix `sleep_light` for ESP32-C6 (#1720)
|
- Fix `sleep_light` for ESP32-C6 (#1720)
|
||||||
|
- ROM Functions: Fix address of `ets_update_cpu_frequency_rom` (#1722)
|
||||||
|
|
||||||
### Changed
|
### Changed
|
||||||
|
|
||||||
|
@ -1,5 +1,5 @@
|
|||||||
PROVIDE(ets_delay_us = 0x40000600);
|
PROVIDE(ets_delay_us = 0x40000600);
|
||||||
PROVIDE(ets_update_cpu_frequency_rom = 0x40043164);
|
PROVIDE(ets_update_cpu_frequency_rom = 0x40001a4c);
|
||||||
PROVIDE(rom_i2c_writeReg = 0x40005d60);
|
PROVIDE(rom_i2c_writeReg = 0x40005d60);
|
||||||
PROVIDE(rom_i2c_writeReg_Mask = 0x40005d6c);
|
PROVIDE(rom_i2c_writeReg_Mask = 0x40005d6c);
|
||||||
PROVIDE(rtc_get_reset_reason = 0x4000057c);
|
PROVIDE(rtc_get_reset_reason = 0x4000057c);
|
||||||
|
Loading…
x
Reference in New Issue
Block a user