mirror of
https://github.com/esp-rs/esp-hal.git
synced 2025-10-05 08:05:17 +00:00

* Separate TIMG into timer0, (timer1), wdt * Apply suggestions from code review * Remove left-over code * Ignore settings.json
116 lines
3.1 KiB
Rust
116 lines
3.1 KiB
Rust
//! This shows some of the interrupts that can be generated by UART/Serial.
|
|
//! Use a proper serial terminal to connect to the board (espmonitor and
|
|
//! espflash won't work)
|
|
|
|
#![no_std]
|
|
#![no_main]
|
|
|
|
use core::{cell::RefCell, fmt::Write};
|
|
|
|
use bare_metal::Mutex;
|
|
use esp32c3_hal::{
|
|
clock::ClockControl,
|
|
interrupt,
|
|
pac::{self, Peripherals, UART0},
|
|
prelude::*,
|
|
serial::config::AtCmdConfig,
|
|
timer::TimerGroup,
|
|
Cpu,
|
|
RtcCntl,
|
|
Serial,
|
|
};
|
|
use nb::block;
|
|
use panic_halt as _;
|
|
use riscv_rt::entry;
|
|
|
|
static mut SERIAL: Mutex<RefCell<Option<Serial<UART0>>>> = Mutex::new(RefCell::new(None));
|
|
|
|
#[entry]
|
|
fn main() -> ! {
|
|
let peripherals = Peripherals::take().unwrap();
|
|
let system = peripherals.SYSTEM.split();
|
|
let clocks = ClockControl::boot_defaults(system.clock_control).freeze();
|
|
|
|
let mut rtc_cntl = RtcCntl::new(peripherals.RTC_CNTL);
|
|
let mut serial0 = Serial::new(peripherals.UART0);
|
|
let timer_group0 = TimerGroup::new(peripherals.TIMG0, &clocks);
|
|
let mut timer0 = timer_group0.timer0;
|
|
let mut wdt0 = timer_group0.wdt;
|
|
let timer_group1 = TimerGroup::new(peripherals.TIMG1, &clocks);
|
|
let mut wdt1 = timer_group1.wdt;
|
|
|
|
// Disable watchdog timers
|
|
rtc_cntl.set_super_wdt_enable(false);
|
|
rtc_cntl.set_wdt_enable(false);
|
|
wdt0.disable();
|
|
wdt1.disable();
|
|
|
|
serial0.set_at_cmd(AtCmdConfig::new(None, None, None, b'#', None));
|
|
serial0.set_rx_fifo_full_threshold(30);
|
|
serial0.listen_at_cmd();
|
|
serial0.listen_rx_fifo_full();
|
|
|
|
timer0.start(1u64.secs());
|
|
|
|
riscv::interrupt::free(|_cs| unsafe {
|
|
SERIAL.get_mut().replace(Some(serial0));
|
|
});
|
|
|
|
interrupt::enable(
|
|
Cpu::ProCpu,
|
|
pac::Interrupt::UART0,
|
|
interrupt::CpuInterrupt::Interrupt3,
|
|
);
|
|
interrupt::set_kind(
|
|
Cpu::ProCpu,
|
|
interrupt::CpuInterrupt::Interrupt3,
|
|
interrupt::InterruptKind::Edge,
|
|
);
|
|
interrupt::set_priority(
|
|
Cpu::ProCpu,
|
|
interrupt::CpuInterrupt::Interrupt3,
|
|
interrupt::Priority::Priority1,
|
|
);
|
|
|
|
unsafe {
|
|
riscv::interrupt::enable();
|
|
}
|
|
|
|
loop {
|
|
riscv::interrupt::free(|cs| unsafe {
|
|
let mut serial = SERIAL.borrow(*cs).borrow_mut();
|
|
let serial = serial.as_mut().unwrap();
|
|
|
|
writeln!(serial, "Hello World! Send a single `#` character or send at least 30 characters and see the interrupts trigger.").ok();
|
|
});
|
|
|
|
block!(timer0.wait()).unwrap();
|
|
}
|
|
}
|
|
|
|
#[no_mangle]
|
|
pub fn interrupt3() {
|
|
riscv::interrupt::free(|cs| unsafe {
|
|
let mut serial = SERIAL.borrow(*cs).borrow_mut();
|
|
let serial = serial.as_mut().unwrap();
|
|
|
|
let mut cnt = 0;
|
|
while let nb::Result::Ok(_c) = serial.read() {
|
|
cnt += 1;
|
|
}
|
|
writeln!(serial, "Read {} bytes", cnt,).ok();
|
|
|
|
writeln!(
|
|
serial,
|
|
"Interrupt AT-CMD: {} RX-FIFO-FULL: {}",
|
|
serial.at_cmd_interrupt_set(),
|
|
serial.rx_fifo_full_interrupt_set(),
|
|
)
|
|
.ok();
|
|
|
|
serial.reset_at_cmd_interrupt();
|
|
serial.reset_rx_fifo_full_interrupt();
|
|
interrupt::clear(Cpu::ProCpu, interrupt::CpuInterrupt::Interrupt3);
|
|
});
|
|
}
|