mirror of
https://github.com/esp-rs/esp-hal.git
synced 2025-09-30 22:01:11 +00:00

* feat: ✨ Enable RMT peripheral * feat: ✨ Rename RMT GPIOs * feat: ✨ Add clock source, ram size and ram start * feat: ✨ Rename GPIOs * feat: ✨ Add pulse_control example * fix: 🐛 Fix example clock * feat: ✨ Initial support for H2 * fix: 📝 Fix typo * ci: ✨ Enable check on H2 * build: 📌 Update esp-pac revision, use fork * docs: 📝 Update example documentation * docs: 📝 Add todo * docs: 📝 Update changelog * feat: ✨ Add ram example * build: 📌 Update H2 PAC * docs: 📝 Remove todo
108 lines
2.9 KiB
Rust
108 lines
2.9 KiB
Rust
//! This shows how to use RTC memory.
|
|
//! RTC memory is retained during resets and during most sleep modes.
|
|
//! Initialized memory is always re-initialized on startup.
|
|
//! Uninitialzed memory isn't initialized on startup and can be used to keep
|
|
//! data during resets. Zeroed memory is initialized to zero on startup.
|
|
//! We can also run code from RTC memory.
|
|
|
|
#![no_std]
|
|
#![no_main]
|
|
|
|
use esp32h2_hal::{
|
|
clock::ClockControl,
|
|
macros::ram,
|
|
peripherals::Peripherals,
|
|
prelude::*,
|
|
timer::TimerGroup,
|
|
};
|
|
use esp_backtrace as _;
|
|
use esp_println::println;
|
|
use nb::block;
|
|
|
|
#[ram(rtc_fast)]
|
|
static mut SOME_INITED_DATA: [u8; 2] = [0xaa, 0xbb];
|
|
|
|
#[ram(rtc_fast, uninitialized)]
|
|
static mut SOME_UNINITED_DATA: [u8; 2] = [0; 2];
|
|
|
|
#[ram(rtc_fast, zeroed)]
|
|
static mut SOME_ZEROED_DATA: [u8; 8] = [0; 8];
|
|
|
|
#[entry]
|
|
fn main() -> ! {
|
|
let peripherals = Peripherals::take();
|
|
let mut system = peripherals.PCR.split();
|
|
let clocks = ClockControl::boot_defaults(system.clock_control).freeze();
|
|
|
|
// Disable the watchdog timers. For the ESP32-H2, this includes the Super WDT,
|
|
// and the TIMG WDTs.
|
|
let timer_group0 = TimerGroup::new(
|
|
peripherals.TIMG0,
|
|
&clocks,
|
|
&mut system.peripheral_clock_control,
|
|
);
|
|
let mut timer0 = timer_group0.timer0;
|
|
let mut wdt0 = timer_group0.wdt;
|
|
let timer_group1 = TimerGroup::new(
|
|
peripherals.TIMG1,
|
|
&clocks,
|
|
&mut system.peripheral_clock_control,
|
|
);
|
|
let mut wdt1 = timer_group1.wdt;
|
|
|
|
// Disable MWDT flash boot protection
|
|
wdt0.disable();
|
|
wdt1.disable();
|
|
// The RWDT flash boot protection remains enabled and it being triggered is part
|
|
// of the example
|
|
|
|
timer0.start(1u64.secs());
|
|
|
|
println!("RAM function located at {:p}", function_in_ram as *const ());
|
|
unsafe {
|
|
println!("SOME_INITED_DATA {:x?}", SOME_INITED_DATA);
|
|
println!("SOME_UNINITED_DATA {:x?}", SOME_UNINITED_DATA);
|
|
println!("SOME_ZEROED_DATA {:x?}", SOME_ZEROED_DATA);
|
|
|
|
SOME_INITED_DATA[0] = 0xff;
|
|
SOME_ZEROED_DATA[0] = 0xff;
|
|
|
|
println!("SOME_INITED_DATA {:x?}", SOME_INITED_DATA);
|
|
println!("SOME_UNINITED_DATA {:x?}", SOME_UNINITED_DATA);
|
|
println!("SOME_ZEROED_DATA {:x?}", SOME_ZEROED_DATA);
|
|
|
|
if SOME_UNINITED_DATA[0] != 0 {
|
|
SOME_UNINITED_DATA[0] = 0;
|
|
SOME_UNINITED_DATA[1] = 0;
|
|
}
|
|
|
|
if SOME_UNINITED_DATA[1] == 0xff {
|
|
SOME_UNINITED_DATA[1] = 0;
|
|
}
|
|
|
|
println!("Counter {}", SOME_UNINITED_DATA[1]);
|
|
SOME_UNINITED_DATA[1] += 1;
|
|
}
|
|
|
|
println!(
|
|
"RTC_FAST function located at {:p}",
|
|
function_in_rtc_ram as *const ()
|
|
);
|
|
println!("Result {}", function_in_rtc_ram());
|
|
|
|
loop {
|
|
function_in_ram();
|
|
block!(timer0.wait()).unwrap();
|
|
}
|
|
}
|
|
|
|
#[ram]
|
|
fn function_in_ram() {
|
|
println!("Hello world!");
|
|
}
|
|
|
|
#[ram(rtc_fast)]
|
|
fn function_in_rtc_ram() -> u32 {
|
|
42
|
|
}
|