mirror of
https://github.com/esp-rs/esp-hal.git
synced 2025-10-02 14:44:42 +00:00

* Ensure that uart is configured to account for clock changes, not just boot defaults * fix examples * changelog --------- Co-authored-by: Jesse Braham <jessebraham@users.noreply.github.com>
94 lines
2.5 KiB
Rust
94 lines
2.5 KiB
Rust
//! This shows some of the interrupts that can be generated by UART/Serial.
|
|
//! Use a proper serial terminal to connect to the board (espmonitor and
|
|
//! espflash won't work)
|
|
|
|
#![no_std]
|
|
#![no_main]
|
|
|
|
use core::{cell::RefCell, fmt::Write};
|
|
|
|
use critical_section::Mutex;
|
|
use esp32s2_hal::{
|
|
clock::ClockControl,
|
|
interrupt,
|
|
peripherals::{self, Peripherals, UART0},
|
|
prelude::*,
|
|
timer::TimerGroup,
|
|
uart::config::AtCmdConfig,
|
|
Uart,
|
|
};
|
|
use esp_backtrace as _;
|
|
use nb::block;
|
|
|
|
static SERIAL: Mutex<RefCell<Option<Uart<UART0>>>> = Mutex::new(RefCell::new(None));
|
|
|
|
#[entry]
|
|
fn main() -> ! {
|
|
let peripherals = Peripherals::take();
|
|
let mut system = peripherals.SYSTEM.split();
|
|
let clocks = ClockControl::boot_defaults(system.clock_control).freeze();
|
|
|
|
// Disable the TIMG watchdog timer.
|
|
let timer_group0 = TimerGroup::new(
|
|
peripherals.TIMG0,
|
|
&clocks,
|
|
&mut system.peripheral_clock_control,
|
|
);
|
|
let mut timer0 = timer_group0.timer0;
|
|
|
|
let mut uart0 = Uart::new(
|
|
peripherals.UART0,
|
|
&clocks,
|
|
&mut system.peripheral_clock_control,
|
|
);
|
|
uart0.set_at_cmd(AtCmdConfig::new(None, None, None, b'#', None));
|
|
uart0.set_rx_fifo_full_threshold(30).unwrap();
|
|
uart0.listen_at_cmd();
|
|
uart0.listen_rx_fifo_full();
|
|
|
|
interrupt::enable(
|
|
peripherals::Interrupt::UART0,
|
|
interrupt::Priority::Priority2,
|
|
)
|
|
.unwrap();
|
|
|
|
timer0.start(1u64.secs());
|
|
|
|
critical_section::with(|cs| SERIAL.borrow_ref_mut(cs).replace(uart0));
|
|
|
|
loop {
|
|
critical_section::with(|cs| {
|
|
let mut serial = SERIAL.borrow_ref_mut(cs);
|
|
let serial = serial.as_mut().unwrap();
|
|
writeln!(serial, "Hello World! Send a single `#` character or send at least 30 characters and see the interrupts trigger.").ok();
|
|
});
|
|
|
|
block!(timer0.wait()).unwrap();
|
|
}
|
|
}
|
|
|
|
#[interrupt]
|
|
fn UART0() {
|
|
critical_section::with(|cs| {
|
|
let mut serial = SERIAL.borrow_ref_mut(cs);
|
|
let serial = serial.as_mut().unwrap();
|
|
|
|
let mut cnt = 0;
|
|
while let nb::Result::Ok(_c) = serial.read() {
|
|
cnt += 1;
|
|
}
|
|
writeln!(serial, "Read {} bytes", cnt,).ok();
|
|
|
|
writeln!(
|
|
serial,
|
|
"Interrupt AT-CMD: {} RX-FIFO-FULL: {}",
|
|
serial.at_cmd_interrupt_set(),
|
|
serial.rx_fifo_full_interrupt_set(),
|
|
)
|
|
.ok();
|
|
|
|
serial.reset_at_cmd_interrupt();
|
|
serial.reset_rx_fifo_full_interrupt();
|
|
});
|
|
}
|