mirror of
https://github.com/esp-rs/esp-hal.git
synced 2025-10-02 14:44:42 +00:00
7d72acb2d7
* Added init function * Populated enums * Adding enums * Add TODO (according to IDF update) * Added WDT support for ESP32-H2 * Updated hello_world example * Add two examples for both watchdog and RTC watchdog * Add specific bit initialization for TIMG0 and TIMG1 * Cleaning the code * adjusting for rustfmt * uncommented direct-boot feature test in CI
56 lines
1.4 KiB
Rust
56 lines
1.4 KiB
Rust
//! This shows how to write text to uart0.
|
|
//! You can see the output with `espflash` if you provide the `--monitor` option
|
|
|
|
#![no_std]
|
|
#![no_main]
|
|
|
|
use core::fmt::Write;
|
|
|
|
use esp32h2_hal::{
|
|
clock::ClockControl,
|
|
peripherals::Peripherals,
|
|
prelude::*,
|
|
timer::TimerGroup,
|
|
Rtc,
|
|
Uart,
|
|
};
|
|
use esp_backtrace as _;
|
|
use nb::block;
|
|
|
|
#[entry]
|
|
fn main() -> ! {
|
|
let peripherals = Peripherals::take();
|
|
let mut system = peripherals.PCR.split();
|
|
let clocks = ClockControl::boot_defaults(system.clock_control).freeze();
|
|
|
|
// Disable the watchdog timers. For the ESP32-H2, this includes the Super WDT,
|
|
// and the TIMG WDTs.
|
|
let mut rtc = Rtc::new(peripherals.LP_CLKRST);
|
|
let timer_group0 = TimerGroup::new(
|
|
peripherals.TIMG0,
|
|
&clocks,
|
|
&mut system.peripheral_clock_control,
|
|
);
|
|
let mut timer0 = timer_group0.timer0;
|
|
let mut wdt0 = timer_group0.wdt;
|
|
let timer_group1 = TimerGroup::new(
|
|
peripherals.TIMG1,
|
|
&clocks,
|
|
&mut system.peripheral_clock_control,
|
|
);
|
|
let mut wdt1 = timer_group1.wdt;
|
|
|
|
rtc.swd.disable();
|
|
rtc.rwdt.disable();
|
|
wdt0.disable();
|
|
wdt1.disable();
|
|
|
|
let mut uart0 = Uart::new(peripherals.UART0, &mut system.peripheral_clock_control);
|
|
timer0.start(1u64.secs());
|
|
|
|
loop {
|
|
writeln!(uart0, "Hello world!").unwrap();
|
|
block!(timer0.wait()).unwrap();
|
|
}
|
|
}
|