mirror of
https://github.com/esp-rs/esp-hal.git
synced 2025-09-28 12:50:53 +00:00

* Abstract out LP-core targeting packages * Encode targets_lp_core in Cargo.toml * Encode architecture compatibility in Cargo.toml * Move semver_checked into Cargo.toml * Cache parsed tomls * Parse simple feature sets from Cargo.toml * Move all basic feature rules to Cargo.toml * Add check configs * Limit command length on Windows * Update cargo.rs * Add clippy configs * Use a single syntax, use a single doc-config line * Fix known problems * Run cargo check in CI command * Fix more problems * Fix esp-storage
24 lines
688 B
TOML
24 lines
688 B
TOML
[package]
|
|
name = "xtensa-lx"
|
|
version = "0.12.0"
|
|
edition = "2024"
|
|
rust-version = "1.86.0"
|
|
description = "Low-level access to Xtensa LX processors and peripherals"
|
|
documentation = "https://docs.espressif.com/projects/rust/xtensa-lx/latest/"
|
|
repository = "https://github.com/esp-rs/esp-hal"
|
|
license = "MIT OR Apache-2.0"
|
|
categories = ["embedded", "hardware-support", "no-std"]
|
|
keywords = ["lx", "peripheral", "register", "xtensa"]
|
|
|
|
[package.metadata.espressif]
|
|
requires_target = ["xtensa-esp32-none-elf", "xtensa-esp32s2-none-elf", "xtensa-esp32s3-none-elf"]
|
|
|
|
[lib]
|
|
bench = false
|
|
test = false
|
|
|
|
[dependencies]
|
|
critical-section = "1.2.0"
|
|
|
|
[features]
|