itsscb/rust
1
0
Fork 0
mirror of https://github.com/rust-lang/rust.git synced 2025-10-08 05:06:52 +00:00
Code Issues Packages Projects Releases Wiki Activity
959 Commits 11 Branches 149 Tags
Commit Graph

65 Commits

Author SHA1 Message Date
Luca Barbato
1601ce4f2f Add Icelake avx512 features (#838) 
* Add Icelake avx512 features

As documented in https://software.intel.com/sites/default/files/managed/c5/15//architecture-instruction-set-extensions-programming-reference.pdf

* Sort the avx512 feature checks by bit

* Unbreak macos

Force nightly.
 2020-01-26 13:10:29 -06:00
Yuki Okushi
c8c587d0cd Use issue = "none" instead of "0" 2019-12-27 11:25:13 +01:00
Makoto Kato
f5783f5193 Run-time feature detection for Aarch64 on Windows. 2019-12-11 12:24:03 +01:00
Makoto Kato
cca9a86637 Add CRC32 detection to arm32 
armv8 has 32-bit mode, but it can use crc32 instruction sets even if 32-bit.
 2019-12-02 19:23:05 +01:00
Alex Crichton
036b6348d9 Remove need for #[macro_use] with cfg-if 
Modernizes usage of `cfg_if!` slightly
 2019-10-10 12:43:27 +02:00
Taiki Endo
cd7aa7720a Remove azure pipelines badges 2019-10-10 12:42:41 +02:00
gnzlbg
128aa330ea Feature::from_str is not always needed 2019-09-18 12:09:07 +02:00
gnzlbg
579e4cc655 std_detect_env_override should be disabled by default 2019-09-18 12:09:07 +02:00
gnzlbg
88fe414dd3 These items do not need to be public 2019-09-18 12:09:07 +02:00
Luca Barbato
5bec3383c9 Drop the features test for now 2019-09-18 09:03:42 +02:00
Luca Barbato
a4dddb4b2f Unbreak non-x86 2019-09-18 09:03:42 +02:00
Luca Barbato
e0d42221ff Implement a fallback for the No-op Feature 2019-09-17 20:59:31 +02:00
Luca Barbato
8cad95c8ab Move the tests away from the code 2019-09-17 19:22:18 +02:00
Luca Barbato
efd19f4a13 Add a test for the env_override 2019-09-17 19:22:18 +02:00
Luca Barbato
b70d574394 Make the test function smaller 2019-09-17 19:22:18 +02:00
Luca Barbato
ee35b1848e Simplify the std imports 2019-09-17 19:22:18 +02:00
Luca Barbato
33688eaa10 Remove the FIXME about the cache size checks 
And leave a NOTE.
 2019-09-17 19:22:18 +02:00
Luca Barbato
6420fa4fb0 Override the features detected using an env::var 
Fixes: #804
 2019-09-17 19:22:18 +02:00
Luca Barbato
1855195f40 Add a mean to unset a bit in the cache 2019-09-17 15:36:02 +02:00
gnzlbg
13fffd5fde Try harder to error on usage of unstable features 2019-09-17 02:43:48 +02:00
gnzlbg
42b7041e94 Remove staged_api from the allowed_internal_unstabled of the feature macros 2019-09-17 01:35:26 +02:00
gnzlbg
4821a68959 Fix std_detect on targets without feature detection 2019-09-16 23:43:01 +02:00
gnzlbg
226b3265c8 Format 2019-09-16 23:43:01 +02:00
gnzlbg
599bcf28ad Enforce staged_api on a per-feature basis 2019-09-16 23:43:01 +02:00
gnzlbg
1f44c1407d Add std_detect::detect::features() -> impl Iterator<Item=(&'static str, bool)> API 2019-09-16 23:43:01 +02:00
Luca Barbato
f3140f4b25 Factor out check_for 
All the os-specific code implements a `check_for` and a `detect_features`.

Move the always identical check_for in the mod.rs and use
`os::detect_features` there.
 2019-09-09 22:20:10 +02:00
Luca Barbato
5b11935d43 Document how miri support works 
Co-Authored-By: gnzlbg <gnzlbg@users.noreply.github.com>
 2019-09-06 15:01:26 +02:00
Luca Barbato
430744f46a Minimal miri support 
Should address https://github.com/rust-lang/miri/issues/932
 2019-09-06 15:01:26 +02:00
atouchet
1422e0f95c Fix more links 2019-08-18 14:46:04 +02:00
gnzlbg
00e10f12ce Update badges 2019-08-13 18:04:22 +02:00
gnzlbg
686b813f5d Update repo name 2019-07-09 01:37:07 +02:00
hygonsoc
6369621e79 add Hygon Dhyana CPU Vendor ID("HygonGenuine") checking 
As Hygon Dhyana originates from AMD technology and shares most of the architecture with
AMD's family 17h, but with different CPU Vendor ID("HygonGenuine")/Family series number(Family 18h).

for CPUID feature bits, Hygon Dhyana(family 18h) share the same definition with AMD family 17h.
AMD CPUID specification is https://www.amd.com/system/files/TechDocs/25481.pdf.

Related Hygon kernel patch can be found on
http://lkml.kernel.org/r/5ce86123a7b9dad925ac583d88d2f921040e859b.1538583282.git.puwen@hygon.cn
 2019-05-25 15:51:21 +02:00
Tobias Kortkamp
491b7c0c53 Fix build of auxvec.rs on FreeBSD/powerpc64 
```
error[E0432]: unresolved import `mem`
  --> src/libstd/../stdsimd/crates/std_detect/src/detect/os/freebsd/auxvec.rs:45:9
   |
45 |     use mem;
   |         ^^^ no `mem` external crate

error: aborting due to previous error

For more information about this error, try `rustc --explain E0432`.
error: Could not compile `std`.
```
Tested by @pkubaj in https://reviews.freebsd.org/D20332
 2019-05-23 09:51:39 +02:00
MikaelUrankar
a2b98a167e Fix detection of power8 
The power8 feature is defined in hwcap2
 2019-05-13 06:06:20 +02:00
miki
a62067658d Add std_detect for FreeBSD armv6, armv7 and powerpc64 2019-05-09 16:03:06 +02:00
gnzlbg
6d59dc14ab Update f16c intrinsics to use the f16c target feature 2019-05-09 13:42:20 +02:00
gnzlbg
d31cc0b09e Add runtime feature detection for F16C 2019-05-09 13:42:20 +02:00
tyler
26d6e048cc add rtm cpu feature intrinsics 2019-04-25 09:39:47 +02:00
gnzlbg
503b3f641e Bump patch versions 2019-04-17 14:49:15 +02:00
gnzlbg
459afa7a59 Fix clippy issues 2019-04-17 14:20:42 +02:00
gnzlbg
eac0c6c8c1 Migrate clippy lints to tool lints 2019-04-17 14:20:42 +02:00
myfreeweb
5238498dbd aarch64: escape square brackets in docs 
To comply with deny(intra_doc_link_resolution_failure)
 2019-02-27 19:44:15 +01:00
gnzlbg
a177055824 Test Rust2018 builds 2019-02-23 01:14:07 +01:00
Taiki Endo
61414fdd62 Change imports in std_detect to edition-agnostic style 2019-02-19 17:35:37 +01:00
gnzlbg
1fb5f768a9 Bump versions of core_arch and std_detect 2019-02-18 17:49:32 +01:00
Alexander Regueiro
b322f1c03a A few cosmetic improvements. 2019-02-18 17:00:42 +01:00
Alexander Regueiro
a16a30d796 Various cosmetic improvements. 2019-02-18 15:29:36 +01:00
gnzlbg
049071b50f Try to fix upstream 2019-02-16 09:34:16 +01:00
gnzlbg
e56de7344f Fix wasm32 build job 2019-02-14 03:45:57 +01:00
gnzlbg
fe06593c6f allow_internal_unstable requires feature names 
Closes #681 .
 2019-02-13 17:34:33 +01:00