rust/compiler
Tsukasa OI 5ebdec5ac2 rustc_codegen_llvm: Adjust RISC-V inline assembly's clobber list
Despite that the `fflags` register (representing floating point
exception flags) is stated as a flag register in the reference, it's not
in the default clobber list of the RISC-V inline assembly and it would
be better to fix it.
2025-09-15 02:16:34 +00:00
..
2025-09-12 15:10:30 -05:00
2025-09-08 09:23:37 -07:00
2025-09-09 14:49:16 +02:00
2025-09-12 15:10:30 -05:00
2025-09-09 14:49:16 +02:00
2025-09-09 14:49:16 +02:00