itsscb/embassy
1
0
Fork 0
mirror of https://github.com/embassy-rs/embassy.git synced 2025-09-28 21:01:06 +00:00
Code Issues Packages Projects Releases Wiki Activity

add plls/t to stm32h7rs examples

Browse Source
This commit is contained in:
Rick Rogers 2025-07-24 21:09:24 -04:00
parent e4cb80be7c
commit 24b2794931
No known key found for this signature in database
GPG Key ID: 81A2B5FD9B4E4436
4 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
examples/stm32h7rs/src/bin/blinky.rs
View File

@ -25,6 +25,8 @@ async fn main(_spawner: Spawner) {
divp: Some(PllDiv::DIV2),
divq: None,
divr: None,
divs: None,
divt: None,
});
config.rcc.sys = Sysclk::PLL1_P; // 600 Mhz
config.rcc.ahb_pre = AHBPrescaler::DIV2; // 300 Mhz

2
examples/stm32h7rs/src/bin/eth.rs
View File

@ -41,6 +41,8 @@ async fn main(spawner: Spawner) -> ! {
divp: Some(PllDiv::DIV2),
divq: None,
divr: None,
divs: None,
divt: None,
});
config.rcc.sys = Sysclk::PLL1_P; // 400 Mhz
config.rcc.ahb_pre = AHBPrescaler::DIV2; // 200 Mhz

2
examples/stm32h7rs/src/bin/usb_serial.rs
View File

@ -40,6 +40,8 @@ async fn main(_spawner: Spawner) {
divp: Some(PllDiv::DIV1), //600 MHz
divq: Some(PllDiv::DIV2), // 300 MHz
divr: Some(PllDiv::DIV2), // 300 MHz
divs: None,
divt: None,
});
config.rcc.sys = Sysclk::PLL1_P; // 600 MHz
config.rcc.ahb_pre = AHBPrescaler::DIV2; // 300 MHz

2
examples/stm32h7rs/src/bin/xspi_memory_mapped.rs
View File

@ -36,6 +36,8 @@ async fn main(_spawner: Spawner) {
divp: Some(PllDiv::DIV2),
divq: None,
divr: None,
divs: None,
divt: None,
});
config.rcc.sys = Sysclk::PLL1_P; // 600 Mhz
config.rcc.ahb_pre = AHBPrescaler::DIV2; // 300 Mhz