itsscb/embassy
1
0
Fork 0
mirror of https://github.com/embassy-rs/embassy.git synced 2025-09-27 04:10:25 +00:00
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #4324 from plorefice/hsem-fixes

Browse Source 
embassy-stm32: fix HSEM initialization and core detection
This commit is contained in:
Dario Nieuwenhuis 2025-06-22 21:08:38 +00:00 committed by GitHub
commit 699626ced7
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
embassy-stm32/src/hsem/mod.rs
View File

@ -3,7 +3,7 @@
use embassy_hal_internal::PeripheralType;
use crate::pac;
use crate::rcc::RccPeripheral;
use crate::rcc::{self, RccPeripheral};
// TODO: This code works for all HSEM implemenations except for the STM32WBA52/4/5xx MCUs.
// Those MCUs have a different HSEM implementation (Secure semaphore lock support,
// Privileged / unprivileged semaphore lock support, Semaphore lock protection via semaphore attribute),
@ -46,7 +46,7 @@ pub enum CoreId {
#[inline(always)]
pub fn get_current_coreid() -> CoreId {
let cpuid = unsafe { cortex_m::peripheral::CPUID::PTR.read_volatile().base.read() };
match cpuid & 0x000000F0 {
match (cpuid & 0x000000F0) >> 4 {
#[cfg(any(stm32wb, stm32wl))]
0x0 => CoreId::Core1,
@ -80,6 +80,8 @@ pub struct HardwareSemaphore<'d, T: Instance> {
impl<'d, T: Instance> HardwareSemaphore<'d, T> {
/// Creates a new HardwareSemaphore instance.
pub fn new(peripheral: Peri<'d, T>) -> Self {
rcc::enable_and_reset::<T>();
HardwareSemaphore { _peri: peripheral }
}